

Attorney Docket No.: CYPR-CD96031CR

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Inventor(s):

C.W. Jones

Confirmation No. Not vet assigned Serial No :

09/490.017

Group Art Unit:

2117

Filed:

01/21/00

Examiner:

John P Trimmings

Title:

METHOD AND APPARATUS FOR GENERATING AN OPTIMAL TEST PATTERN FOR SEQUENCE DETECTION

## Form 1449

## **U.S. Patent Documents**

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing
/JPT/	Α	5383143	01/1995	Crounch et al.	E		
/JPT/	В	5144230	09/1992	Katoozi et al.		7	
/JPT/	С	5258986	11/1993	Zerbe		/	
/JPT/	D	5390192	02/1995	Fujieda			
/JPT/	E	5568437	10/1996	Jamal			
/JPT/	F	5541942	07/1996	Strouss	P9000000000		

Foreign Patent or Published Foreign Patent Application

Examiner		Document	Publication	Country or		Sub-	Trans	lation
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No
	G							

Other Documents						
Examiner Initial	No.	Author, Title, Date, Place (e.g. Journ	al) of Publication			
/JPT/	Н	Mississippi State University; EE3111 DIGITAL DEVICES DESIGN LABORATORY MANUAL, Fourth Edition; Jan. 1994				
/JPT/	1	Manoj Franklin and Kewal K. Saluja; EMBEDDED RAM TESTING; 1995 IEEE; pp.29-33				
/JPT/	J	H. Maeno, K. Nii, S. Sakayanagi and S. Kato, "LSSD COMPATIBLE AND CONCURRENTLY TESTABLE RAM;" 1992 International Test Conference Proceedings, IEEE; pp. 608-614				
/JPT/	К	H. Maero, T. Hanibuchi, T. Tada, R. Walters, and T. Eto, "TESTING OF EMBEDDED RAM USING EXHAUSTIVE RANDOM SEQUENCES," 1987 International Test Conference, IEEE; pp. 105-110				
Examiner		/John P Trimmings/	Date Considered 05/10/2010			

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.